

IN THE CLAIMS:

Please cancel without prejudice claims:

25 through 32, and
39, 40 and 60; and

also revise without prejudice claims:

1, 2, 3, 6, 9,
11 through 15,
18, 19, 21, 23, 24,
33 through 35,
37, 38, 41, 42, 45, 46,
48 through 51,
54 through 62, and
65; and

also add new claims 67 through 78,

all as indicated below.

- 1 1. (currently amended) Apparatus for deterring failure of a
- 2 computing system; said apparatus comprising:
- 3 a hardware network of components, having substantially no
- 4 software and substantially no firmware except programs held in an
- 5 unalterable read-only memory;
- 6 terminals of the network for connection to such system; and
- 7 fabrication-preprogrammed hardware circuits of the network
- 8 for guarding such system from failure.

1 2. (currently amended) The apparatus of claim 1, particularly
2 for use with such system that is substantially exclusively made
3 up of ~~substantially~~ commercial, off-the-shelf components; and
4 wherein:

5 at least one of the network terminals is connected to re-
6 ceive at least one error signal generated by such system in event
7 of incipient failure of such system; [[and]]

8 at least one of the network terminals is connected to pro-
9 vide at least one recovery signal to such system upon receipt of
10 the error signal; and

11 the apparatus further comprises means for automatically
12 responding to the at least one error signal by generating the at
13 least one recovery signal for guarding all of such system against
14 failure.

1 3. (currently amended) The apparatus of claim 1 [[2]], wherein:

2 the network is an infrastructure which is generic in that it
3 can accommodate any such system that can issue an error message
4 and handle a recovery command

5 ~~the circuits comprise portions fabrication-preprogrammed to~~
6 ~~evaluate the at least one error signal to establish characteris-~~
7 ~~tics of the at least one recovery signal.~~

1 4. (original) The apparatus of claim 1, further comprising:
2 such computing system.

1 5. (original) The apparatus of claim 1, wherein:
2 the circuits comprise portions for identifying failure of
3 any of the circuits and correcting for the identified failure.

1 6. (currently amended) The apparatus of claim 1, particularly
2 ~~for use with a computing system that has at least one software~~
3 ~~subsystem for conferring resistance to failure of the system;~~
4 and wherein:
5 the circuits are not capable of running any application pro-
6 gram
7 ~~the circuits comprise substantially no portion that inter-~~
8 ~~feres with such failure-resistance software subsystem.~~

1 7. (original) The apparatus of claim 1, particularly for use
2 with a computing system that is substantially exclusively made of
3 substantially commercial, off-the-shelf components and that has
4 at least one hardware subsystem for generating a response of the
5 system to failure; and wherein:
6 the circuits comprise portions for reacting to said response
7 of such hardware subsystem.

1 8. (original) The apparatus of claim 1, particularly for use
2 with a computing system that has plural generally parallel
3 computing channels; and wherein:
4 the circuits comprise portions for comparing computational
5 results from such parallel channels.

1 9. (currently amended) The apparatus of claim 8, wherein:
2 the parallel channels of such [[the]] computing system are
3 of diverse design or origin.

1 10. (original) The apparatus of claim 1, particularly for use
2 with a computing system that has plural processors; and wherein:
3 the circuits comprise portions for identifying failure of
4 any of such processors and correcting for identified failure.

1 11. (currently amended) The apparatus of claim 1, wherein:
2 the circuits comprise modules for collecting and responding
3 [[t]] to data received from at least one of the terminals, said
4 modules comprising:
5
6 at least three data-collecting and -responding modules,
7 and
8
9 processing sections for conferring among the modules to
10 determine whether any of the modules has failed.

1 12. (currently amended) The apparatus of claim 1, particularly
2 for use with a computing system that is substantially exclusively
3 made of ~~substantially~~ commercial, off-the-shelf components and
4 that has at least one subsystem for generating a response of the
5 system to failure, and that also has at least one subsystem for
6 receiving recovery commands; and wherein:

7 the circuits comprise portions for interposing analysis and
8 a corrective reaction between the response-generating subsystem
9 and the command-receiving subsystem.

1 13. (currently amended) Apparatus for deterring failure of an
2 entire computing system, wherein the computing system optionally
3 includes plural mutually redundant modules; said apparatus
4 comprising:

5 a network of components having terminals for connection to
6 such system, wherein the network is constructed to be initially
7 and permanently distinct from such computing system including all
8 of such redundant modules if present; and

9 circuits of the network for operating programs to guard such
10 entire system from failure;

11 the circuits comprising portions for identifying failure of
12 any of the circuits and correcting for the identified failure.

1 14. (currently amended) The apparatus of claim 13, wherein:

2 the program-operating portions comprise a section that
3 corrects for the identified failure by automatically taking a
4 failed circuit out of operation.

15. (currently amended) The apparatus of claim 13 ~~[[14]]~~,
wherein:

the network is an infrastructure that continuously waits to
respond to messages from such system

~~the program-operating portions comprise a section that sub-
stitutes and powers up a spare circuit for a circuit taken out of
operation.~~

1 16. (original) The apparatus of claim 13, further comprising:
2 such computing system.

1 17. (original) The apparatus of claim 13, wherein:
2 the program-operating portions comprise at least three of
3 the circuits; and
4 failure is identified at least in part by majority vote
5 among the at least three circuits.

1 18. (currently amended) The apparatus of claim 13, wherein:
2 said circuits receive from such system error messages warn-
3 ing of incipient failure, and issue recovery commands to such
4 system
5 ~~particularly for use with a computing system that has at~~
6 ~~least one software subsystem for conferring resistance to failure~~
7 ~~of the system; and wherein: the circuits comprise substantially~~
8 ~~no portion that interferes with such failure-resistance software~~
9 ~~subsystem.~~

1 19. (currently amended) The apparatus of claim 13, particularly
2 for use with a computing system that is substantially exclusively
3 made of ~~substantially~~ commercial, off-the-shelf components and
4 that has at least one hardware subsystem for generating a re-
5 sponse of the system to failure; and wherein:

6 the circuits comprise portions for reacting to said response
7 of such hardware subsystem.

1 20. (original) The apparatus of claim 13, particularly for use
2 with a computing system that has plural generally parallel com-
3 puting channels; and wherein:

4 the circuits comprise portions for comparing computational
5 results from such parallel channels.

21. (currently amended) The apparatus of claim 16 ~~[[20]]~~,
wherein:

the computing system has ~~[[the]]~~ parallel channels that of
~~the computing system~~ are of diverse design or origin.

[FOR THE EXAMINER'S CONVENIENCE: PLEASE SEE NEW CLAIM 70,
PREFERABLY FOR INSERTION HERE.]

1 22. (original) The apparatus of claim 13, particularly for use
2 with a computing system that has plural processors; and wherein:
3 the circuits comprise portions for identifying failure of
4 any of such processors and correcting for identified failure.

1 23. (currently amended) The apparatus of claim 13, wherein:

2 the network is an infrastructure which is generic in that it
3 can accommodate any such system that can issue an error message
4 and handle a recovery command

5 ~~the circuits comprise modules for collecting and responding~~
6 ~~to data received from at least one of the terminals, said modules~~
7 ~~comprising:~~

8
9 ~~at least three data-collecting and -responding modules,~~
10 ~~and~~

11
12 ~~processing sections for conferring among the modules to~~
13 ~~determine whether any of the modules has failed.~~

1 24. (currently amended) The apparatus of claim 13, particularly
2 for use with a computing system that is substantially exclusively
3 made of ~~substantially~~ commercial, off-the-shelf components and
4 that has at least one subsystem for generating a response of the
5 system to failure, and that also has at least one subsystem for
6 receiving recovery commands; and wherein:

7 the circuits comprise portions for interposing analysis and
8 a corrective reaction between such [[the]] response-generating
9 subsystem and such [[the]] command-receiving subsystem.

25. - 32. (canceled)

1 33. (currently amended) Apparatus for deterring failure of a
2 computing system that is substantially exclusively made of sub-
3 stantially commercial, off-the-shelf components and that has at
4 least one hardware subsystem for generating an error message re-
5 sponse of the system about incipient [[to]] failure; said appara-
6 tus comprising:

7 a network of components having terminals for connection to
8 such system; and

9 circuits of the network for operating programs to guard such
10 system from failure;

11 the circuits comprising portions for reacting to such
12 [[said]] error message response of such hardware subsystem.

1 34. (currently amended) The apparatus of claim 33, wherein:

2 the circuits guard the entire such system from failure

3 ~~the reacting portions comprise sections for evaluating the~~
4 ~~hardware subsystem response to establish characteristics of at~~
5 ~~least one recovery signal.~~

1 35. (currently amended) The apparatus of claim 33 [[34]],

2 wherein:

3 the network is generic in that it can accommodate any such
4 system that can issue an error message and handle a recovery
5 command

6 ~~the reacting portions comprise sections for applying the at~~
7 ~~least one recovery signal to such system.~~

1 36. (original) The apparatus of claim 33, further comprising:
2 such computing system, including such hardware subsystem.

1 37. (currently amended) The apparatus of claim 36 ~~[[33]]~~,
2 wherein:
3 ~~the particularly for use with a~~ computing system that has
4 plural generally parallel computing channels; and
5 the parallel channels of the computing system are of diverse
6 design or origin
7 ~~wherein: the circuits comprise portions for comparing~~
8 ~~computational results from such parallel channels.~~

1 38. (currently amended) The apparatus of claim 33, wherein:
2 said circuits are not capable of operating any application
3 program
4 ~~the parallel channels of the computing system are of diverse~~
5 ~~design or origin.~~

39. and 40. (canceled)

1 41. (currently amended) The apparatus of claim 33, particularly
2 for use with a computing system that is substantially exclusively
3 made of substantially commercial, off-the-shelf components and
4 that has at least one subsystem for generating a response of the
5 system to failure, and that also has at least one subsystem for
6 receiving recovery commands; and wherein:

7 the circuits comprise portions for interposing analysis and
8 a corrective reaction between such [[the]] response-generating
9 subsystem and such [[the]] command-receiving subsystem.

1 42. (currently amended) Apparatus for deterring failure of an
2 entire computing system that is distinct from the apparatus and
3 that has plural generally parallel computing channels and has at
4 least one application-data input module, and at least one
5 processor for running an application program; said apparatus
6 comprising:

7 a network of components having terminals for connection to
8 such system; and

9 circuits of the network for operating programs to guard such
10 entire system from failure, wherein the ~~such~~ network is con-
11 structed to be initially and permanently distinct from such
12 computing system including substantially (a) every such applica-
13 tion-data input module and (b) every such application-program
14 processor, and (c) all of such parallel computing channels;

15 the circuits comprising portions for comparing computational
16 results from such parallel channels.

1 43. (original) The apparatus of claim 47 ~~[[42]]~~, wherein:
2 the parallel channels of the ~~[[such]]~~ computing system are
3 of diverse design or origin.

1 44. (original) The apparatus of claim 42, wherein:
2 the comparing portions comprise at least one section for
3 analyzing discrepancies between the results from such parallel
4 channels.

1 45. (currently amended) The apparatus of claim 44, wherein:
2 the circuits are not capable of running any application pro-
3 gram
4 ~~the comparing portions further comprise at least one section~~
5 ~~for imposing corrective action on such system in view of the~~
6 ~~analyzed discrepancies.~~

1 46. (currently amended) The apparatus of claim 42, ~~[[45]]~~,
2 wherein:
3 the network is an infrastructure which is generic in that it
4 can accommodate any such system that can issue an error message
5 and computational results, and handle a recovery command
6 ~~the at least one discrepancy-analyzing section uses a major-~~
7 ~~ity voting criterion for resolving discrepancies.~~

1 47. (original) The apparatus of claim 42, further comprising:
2 such computing system.

1 48. (currently amended) The apparatus of claim 42 [[47]],
2 wherein:

3 the circuits do not and cannot operate any application
4 program

5 ~~the parallel channels of the computing system are of diverse~~
6 ~~design or origin.~~

1 49. (currently amended) The apparatus of claim 48, wherein:

2 the circuits receive from such computing system error mes-
3 sages warning of incipient failure and issue recovery commands to
4 such computing system

5 ~~the comparing portions comprise circuitry for performing an~~
6 ~~algorithm to validate a match that is inexact.~~

1 50. (currently amended) [[The a]] Apparatus of claim 49 for
2 detering failure of a computing system that is distinct from the
3 apparatus and that has plural generally parallel computing chan-
4 nels; said apparatus comprising:

5 a network of components having terminals for connection to
6 such system; and

7 circuits of the network for operating programs to guard such
8 system from failure, wherein such network is constructed to be
9 initially and permanently distinct from such computing system in-
10 cluding all of such parallel computing channels;

11 the circuits comprising portions for comparing computational
12 results from such parallel channels; and wherein:

13 the comparing portions comprise circuitry for performing an
14 algorithm to validate a match that is inexact; and

15 the algorithm-performing circuitry employs a degree of inex-
16 actness suited to a type of computation under comparison.

1 51. (currently amended) The apparatus of claim 50 [[49]],
2 wherein:

3 the algorithm-performing circuitry performs an algorithm
4 that selects a degree of inexactness based on type of computation
5 under comparison.

[FOR THE EXAMINER'S CONVENIENCE: PLEASE SEE NEW CLAIM 71 THROUGH 74,
PREFERABLY FOR INSERTION HERE.]

1 52. (original) The apparatus of claim 42, particularly for use
2 with a computing system that has plural processors; and wherein:
3 the circuits comprise portions for identifying failure of
4 any of such processors and correcting for identified failure.

1 53. (original) The apparatus of claim 42, wherein:
2 the circuits comprise modules for collecting and responding
3 to data received from at least one of the terminals, said modules
4 comprising:
5
6 at least three data-collecting and -responding modules,
7 and
8
9 processing sections for conferring among the modules to
10 determine whether any of the modules has failed.

1 54. (currently amended) The apparatus of claim 42, particularly
2 for use with a computing system that is substantially exclusively
3 made of ~~substantially~~ commercial, off-the-shelf components and
4 that has at least one subsystem for generating a response of the
5 system to failure, and that also has at least one subsystem for
6 receiving recovery commands; and wherein:
7 the circuits comprise portions for interposing analysis and
8 a corrective reaction between such [[the]] response-generating
9 subsystem and such [[the]] command-receiving subsystem.

1 55. (currently amended) Apparatus for deterring failure of any
2 computing system that has plural processors and has at least one
3 application-data input module, and at least one processor for
4 running an application program, and is capable of generating an
5 error message warning of incipient failure and capable of re-
6 sponding to a recovery command; said apparatus comprising:

7 a network of components having terminals for connection to
8 such system, wherein the network is constructed to be initially
9 and permanently distinct from such any computing system including
10 substantially (a) every such application-data input module and
11 (b) every such application-program processor, and (c) all of such
12 plural processors; and

13 circuits of the network for operating programs to guard any
14 such system from failure;

15 the circuits comprising portions for identifying failure of
16 any of such processors and correcting for identified failure.

[FOR THE EXAMINER'S CONVENIENCE: PLEASE SEE NEW CLAIM 75,
PREFERABLY FOR INSERTION HERE.]

1 56. (currently amended) The apparatus of claim 75 [[55]],
2 wherein:

3 the identifying portions comprise a section that corrects
4 for the identified failure by taking a failed processor out of
5 operation.

57. (currently amended) The apparatus of claim 75 [[55]],
wherein:

the circuits cannot and do not run an application program
~~the section comprises parts for taking a processor out of~~
~~operation only in case of signals indicating that the processor~~
~~has failed permanently.~~

1 58. (currently amended) The apparatus of claim 75 [[55]],
2 wherein:

3 the circuits protect the entire such computing system
4 ~~the identifying portions comprise a section that substitutes~~
5 ~~and powers up a spare circuit for a processor taken out of~~
6 ~~operation.~~

1 59. (currently amended) The apparatus of claim 75 [[55]],
2 further comprising:
3 such computing system.

60. (canceled)

1 61. (currently amended) The apparatus of claim 75 [[55]], par-
2 ticularly for use with a computing system that is substantially
3 exclusively made of ~~substantially~~ commercial, off-the-shelf
4 components and that has at least one subsystem for generating a
5 response of the system to failure, and that also has at least one
6 subsystem for receiving recovery commands; and wherein:
7 the circuits comprise portions for interposing analysis and
8 a corrective reaction between such [[the]] response-generating
9 subsystem and such [[the]] command-receiving subsystem.

1 62. (currently amended) Apparatus for deterring failure of an
2 entire computing system that is distinct from the apparatus and
3 has at least one application-data input module, and at least one
4 processor for running an application program; said apparatus
5 comprising:

6 a network of components having terminals for connection to
7 such system; and

8 circuits of the network for operating programs to guard such
9 entire system from failure;

10 the circuits comprising modules for collecting and respond-
11 ing to data received from at least one of the terminals, said
12 modules comprising:

13
14 at least three data-collecting and -responding modules,
15 and

16
17 processing sections for conferring among the modules to
18 determine whether any of the modules has failed;

19
20 wherein the network, including all of the modules and sub-
21 stantially (a) every such application-data input module and (b)
22 every such application-program processor, and (c) all of the
23 processing sections, is constructed to be initially and perma-
24 nently distinct from such computing system.

1 63. (original) The apparatus of claim 62, further comprising:
2 such computing system.

1 64. (original) The apparatus of claim 62, particularly for use
2 with a computing system that is substantially exclusively made of
3 substantially commercial, off-the-shelf components and that has
4 at least one subsystem for generating a response of the system to
5 failure, and that also has at least one subsystem for receiving
6 recovery commands; and wherein:

7 the circuits comprise portions for interposing analysis and
8 a corrective reaction between such [[the]] response-generating
9 subsystem and such [[the]] command-receiving subsystem.

[FOR THE EXAMINER'S CONVENIENCE: PLEASE SEE NEW CLAIMS 76 THROUGH 78,
PREFERABLY FOR INSERTION HERE.]

1 65. (currently amended) Apparatus for deterring failure of a
2 computing system that is substantially exclusively made of sub-
3 stantially commercial, off-the-shelf components and that has at
4 least one subsystem for generating a response of the system to
5 failure, and that also has at least one subsystem for receiving
6 recovery commands; said apparatus comprising:

7 a network of components having terminals for connection to
8 such system between the response-generating subsystem and the
9 recovery-command-receiving subsystem; and

10 circuits of the network for operating programs to guard such
11 system from failure;

12 the circuits comprising portions for interposing analysis
13 and a corrective reaction between the response-generating sub-
14 system and the command-receiving subsystem.

1 66. (previously presented) The apparatus of claim 65, further
2 comprising:
3 such computing system.

1 67. (new) The apparatus of claim 65, wherein:
2 the circuits cannot and do not run any application program.

1 68. (new) The apparatus of claim 65, wherein:
2 the circuits protect the entire such system.

1 69. (new) The apparatus of claim 65, wherein:
2 the network is an infrastructure which is generic in that it
3 can accommodate any such system that can issue an error message
4 and handle a recovery command.

1 70. (new) The apparatus of claim 13, wherein:
2 the circuits do not and cannot operate any application pro-
3 gram.

1 71. (new) The apparatus of claim 50, wherein:
2 the circuits cannot and do not run any application program.

1 72. (new) The apparatus of claim 50, wherein:
2 the circuits protect the entire such system.

1 73. (new) The apparatus of claim 50, wherein:
2 the circuits receive from such computing system error messa-
3 ges warning of incipient failure and issue recovery commands to
4 such computing system.

1 74. (new) The apparatus of claim 50, wherein:
2 the network is an infrastructure which is generic in that it
3 can accommodate any such system that can issue an error message
4 and computational results, and can handle a recovery command.

1 75. (new) The apparatus of claim 55, wherein:
2 the program-operating circuits guard any such system from
3 failure by issuing a recovery command; and
4 the failure-identifying and correcting portions provide the
5 recovery command.

1 76. (new) The apparatus of claim 62, wherein:
2 the circuits cannot and do not run any application program.

1 77. (new) The apparatus of claim 62, wherein:
2 the circuits protect the entire such system.

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.